


Test frequency: F_o = 250 [Hz]
Current step size: I_{step} = 1 [A]

Load your network variables here:

Pulse width modulator gain:	A _{pwm} ≡ 0.5	[V ⁻¹]
OP AMP gain * bandwidth:	f _{0dB} ≡ 1·10 ⁶	
OP AMP feedback resistor:	R _f ≡ 22·10 ³	
OP AMP feedback capacitor:	C _f ≡ 10·10 ⁻⁹	
Upper resistor in voltage diviver:	R _{1a} ≡ 33·10 ³	
Capacitor in parallel to R _{1a} :	C ₁ ≡ 2.2·10 ⁻⁹	
Middle resistor in voltage diviver:	R _{1b} ≡ 5·10 ³	
Lower resistor in voltage divider:	R ₂ ≡ 10·10 ³	
Output capacitor:	C _o ≡ 1000·10 ⁻⁶	
ESR in output capacitor:	ESR ≡ 0.045	
C output capacitor:	C ≡ 0	
Dynamic load resistance:	R _{load} ≡ 100	
Output inductor:	L ≡ 100·10 ⁻⁶	
ESR in output inductor:	R _s ≡ 0.02	
Input voltage:	V _i ≡ 50	

Loop circuit diagram: see next page.



Buck converter. Voltage mode control.

